<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//TaxonX//DTD Taxonomic Treatment Publishing DTD v0 20100105//EN" "../../nlm/tax-treatment-NS0.dtd">
<article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:tp="http://www.plazi.org/taxpub" article-type="research-article" dtd-version="3.0" xml:lang="en">
  <front>
    <journal-meta>
      <journal-id journal-id-type="publisher-id">109</journal-id>
      <journal-id journal-id-type="index">urn:lsid:arphahub.com:pub:3dc5f44e-8666-58db-bc76-a455210e8891</journal-id>
      <journal-title-group>
        <journal-title xml:lang="en">JUCS - Journal of Universal Computer Science</journal-title>
        <abbrev-journal-title xml:lang="en">jucs</abbrev-journal-title>
      </journal-title-group>
      <issn pub-type="ppub">0948-695X</issn>
      <issn pub-type="epub">0948-6968</issn>
      <publisher>
        <publisher-name>Journal of Universal Computer Science</publisher-name>
      </publisher>
    </journal-meta>
    <article-meta>
      <article-id pub-id-type="doi">10.3217/jucs-006-10-0928</article-id>
      <article-id pub-id-type="publisher-id">27719</article-id>
      <article-categories>
        <subj-group subj-group-type="heading">
          <subject>Research Article</subject>
        </subj-group>
        <subj-group subj-group-type="scientific_subject">
          <subject>C.1.2 - Multiple Data Stream Architectures (Multiprocessors)</subject>
          <subject>C.4 - PERFORMANCE OF SYSTEMS</subject>
          <subject>D.4.1 - Process Management</subject>
          <subject>D.4.8 - Performance</subject>
        </subj-group>
      </article-categories>
      <title-group>
        <article-title>Performance of Switch Blocking on Multithreaded Architectures</article-title>
      </title-group>
      <contrib-group content-type="authors">
        <contrib contrib-type="author" corresp="yes">
          <name name-style="western">
            <surname>Gopinath</surname>
            <given-names>K.</given-names>
          </name>
          <email xlink:type="simple">gopi@csa.iisc.ernet.in</email>
          <xref ref-type="aff" rid="A1">1</xref>
        </contrib>
        <contrib contrib-type="author" corresp="no">
          <name name-style="western">
            <surname>Narasinhan</surname>
            <given-names>M. K. Krishna</given-names>
          </name>
          <xref ref-type="aff" rid="A1">1</xref>
        </contrib>
      </contrib-group>
      <aff id="A1">
        <label>1</label>
        <addr-line content-type="verbatim">Department of Computer Science &amp; Automation Indian Institute of Science, Bangalore, India</addr-line>
        <institution>Department of Computer Science &amp; Automation Indian Institute of Science</institution>
        <addr-line content-type="city">Bangalore</addr-line>
        <country>India</country>
      </aff>
      <author-notes>
        <fn fn-type="corresp">
          <p>Corresponding author: K. Gopinath (<email xlink:type="simple">gopi@csa.iisc.ernet.in</email>).</p>
        </fn>
        <fn fn-type="edited-by">
          <p>Academic editor: </p>
        </fn>
      </author-notes>
      <pub-date pub-type="collection">
        <year>2000</year>
      </pub-date>
      <pub-date pub-type="epub">
        <day>28</day>
        <month>10</month>
        <year>2000</year>
      </pub-date>
      <volume>6</volume>
      <issue>10</issue>
      <fpage>928</fpage>
      <lpage>947</lpage>
      <uri content-type="arpha" xlink:href="http://openbiodiv.net/9F0238D4-637F-5DD1-B1E5-35C38203C0B7">9F0238D4-637F-5DD1-B1E5-35C38203C0B7</uri>
      <uri content-type="zenodo_dep_id" xlink:href="https://zenodo.org/record/6995885">6995885</uri>
      <permissions>
        <copyright-statement>K. Gopinath, M. K. Krishna Narasinhan</copyright-statement>
        <license license-type="creative-commons-attribution" xlink:href="" xlink:type="simple">
          <license-p>This article is freely available under the J.UCS Open Content License.</license-p>
        </license>
      </permissions>
      <abstract>
        <label>Abstract</label>
        <p>Block multithreaded architectures tolerate large memory and synchronization latencies by switching contexts on every remote-memory-access or on a failed synchronization request. We study the performance of a waiting mechanism called switch-blocking where waiting threads are disabled (but not unloaded) and signalled at the completion of the wait in comparison with switch_spinning where waiting threads poll and execute in a round-robin fashion. We present an implementation of switch-blocking on a cycle-by-cycle simulator for Alewife (a block multithreaded machine) for both remote memory accesses and synchronization operations and discuss results from the simulator. Our results indicate that while switch-blocking almost always has better performance than switch-spinning, its performance is similar to switch-spinning under heavy lock contention. Support for switch-blocking for remote memory accesses may be appropriate in the future due to their strong interactions with synchronization operations.</p>
      </abstract>
    </article-meta>
  </front>
</article>
