Research Article
Other versions:
- Article InfoArticle Info
- CiteCite
- MetricsMetrics
- CommentComment
- RelatedRelated
- CitedCited
Efficient ECC Processor Designs for IoT Using Edwards Curves and Exploiting FPGA Embedded Components. IEEE Access 12: 167183.
DOI: 10.1109/ACCESS.2024.3495995
Design and Implementation of High-Speed Carry Look-Ahead Decimal Adder (CLDA) Using CMOS Technology. IEEE Access 13: 29361.
DOI: 10.1109/ACCESS.2025.3540836
Nanoelectronic Optimization of a High-Speed, Low-Power Multiplier-Accumulator (MAC) Unit with Hybrid Karatsuba-Vedic Multiplier for Optoelectronic and Digital Applications. Journal of Nanoelectronics and Optoelectronics 20: 302.
DOI: 10.1166/jno.2025.3732
Design and FPGA Implementation of the Henon Chaotic Map for Image Encryption. 2023 14th International Conference on Information and Communication Systems (ICICS) : 1.
DOI: 10.1109/ICICS60529.2023.10330463
FPGA Implementation of Parallel Integer Binary Divider Using Lookup Tables. Proceedings of the 17th International Conference on Information and Communication Systems : 1.
DOI: 10.1145/3812734.3813704
RTL Design of Convolution for CNN Using Baugh Wooley and Wallace Tree Multipliers. 2025 10th IEEE International Conference on Integrated Circuits, Design, and Verification (ICDV) : 103.
DOI: 10.1109/ICDV66179.2025.11135170