JUCS - Journal of Universal Computer Science 31(2): 136-158, doi: 10.3897/jucs.123539
Energy-aware Application Mapping onto 3D Mesh-Based Network-on-Chip using Heuristic Mapping Algorithms
Kiran K A‡, Jaison Jacob‡‡ APJ Abdul Kalam Technical University, Kerala, India
Corresponding author: Kiran K A ( kirank@rajagiritech.edu.in ) © Kiran K A, Jaison Jacob. This is an open access article distributed under the terms of the Creative Commons Attribution License (CC BY-ND 4.0). This license allows reusers to copy and distribute the material in any medium or format in unadapted form only, and only so long as attribution is given to the creator. The license allows for commercial use. Citation:
K A K, Jacob J (2025) Energy-aware Application Mapping onto 3D Mesh-Based Network-on-Chip using Heuristic Mapping Algorithms. JUCS - Journal of Universal Computer Science 31(2): 136-158. https://doi.org/10.3897/jucs.123539 |  |
Abstract
Network-on-chip (NoC) architectures have emerged as a potential solution for facilitating communication between processing elements (PEs) in modern multi-core systems. The design and optimization of NoC architectures are critical for achieving efficient communication, reduced energy consumption, and improved overall system performance. In this study, we investigate and compare the performance of two prominent optimization algorithms, like Genetic Algorithm (GA) and CastNet Algorithm, for 2D and 3D mesh NoC architectures. The study’s objective is to estimate these algorithms’ effectiveness in optimizing communication cost, communication energy, and CPU run time in both 2D and 3D mesh NoC architectures. Performance metrics such as communication cost, communication energy consumption, and CPU run time are measured and compared between the two algorithms and carried out on real and custom benchmark applications like MWD, VOPD and MPEG4.
Keywords
Network-on-chip, Genetic Algorithm, CastNet Algorithm, 2D & 3D NoC architecture